


FIG. 1

## FIRST TECHNIQUE

## TILT-ANGLED ION IMPLANTATION



## SECOND TECHNIQUE




FIG. 3

COMBINATION OF FIRST AND SECOND TECHNIQUES






FIG. 4A




STI FORMATION

FIG. 4B




nMOS WELL FORMATION, CHANNEL IMPLANTATION

FIG. 4C



pMOS WELL FORMATION, CHANNEL IMPLANTATION

FIG. 4D



ANNEALING (RTA, 1,000°C, 3 sec)

## nMOS EXTENSION AND POCKET IMPLANTATIONS


ANNEALING (RTA, 1,000°C, 1 sec)

•




### SIDEWALL THINNING (DRY ETCHING, THINNED BY 50 nm)

FIG. 8A




ADDITIONAL IMPLANTATION FOR nMOS GATE (P, 4 keV,  $5 \times 10^{14} \times 4$ , 45°)

FIG. 8B




ADDITIONAL IMPLANTATION FOR pMOS GATE (B, 2 keV,  $2.5 \times 10^{14} \times 4$ , 45°)

FIG. 8C



ANNEALING (RTA, 1,030°C, 1 sec)

FIG. 8D



CoSi<sub>2</sub> FORMATION, METALLIZATION



FIG. 9




FIG. 10

MODIFIED EXAMPLE OF FIRST EMBODIMENT






FIG. 11A

PROCESS STEPS BEFORE ANNEALING ARE SAME AS THOSE  
IN THE FIRST EMBODIMENT SHOWN IN FIG. 8B




ANNEALING (RTA, 1,030°C, 1 sec)

FIG. 11B




OXIDE FILM DEPOSITION

FIG. 11C



OXIDE FILM ETCH-BACK

FIG. 11D



CoSi<sub>2</sub> FORMATION, METALLIZATION

2

2



•



•

•



•


•



•

FIG. 13A

AREA TO BE INTRODUCED WITH IMPURITY BY ADDITIONAL  
IMPLANTATION (PER ONE DIRECTION)  
IMPLANTED 4 TIMES AT 45°  
INCIDENCE TO GATE LENGTH




ADDITIONAL IMPLANTATION FOR nMOS GATE (P, 4 keV,  $5 \times 10^{14} \times 4$ , 45°)

FIG. 13B


AREA TO BE INTRODUCED WITH IMPURITY BY  
ADDITIONAL IMPLANTATION (PER ONE DIRECTION)

IMPLANTED 4 TIMES AT 45°  
INCIDENCE TO GATE LENGTH




ADDITIONAL IMPLANTATION FOR pMOS GATE (B, 2 keV,  $2.5 \times 10^{14} \times 4$ , 45°)

FIG. 13C




ANNEALING (RTA, 1,030°C, 1 sec)

FIG. 13D




CoSi<sub>2</sub> FORMATION, METALLIZATION

FIG. 14



PROCESS STEPS BEFORE SIDEWALL FORMATION ARE SAME AS THOSE IN THE FIRST EMBODIMENT SHOWN IN FIG. 6B



This cross-sectional view shows two semiconductor elements, 10a and 10b, positioned on a substrate 1. Each element consists of a semiconductor layer 2 and a gate layer 3. A gate electrode 5 is formed on the gate layer 3, and a gate insulating layer 6 is formed on the gate electrode 5. A contact layer 8 is formed on the semiconductor layer 2, and a contact electrode 9 is formed on the contact layer 8. The contact electrodes 9a and 9b are connected to the gate electrodes 5a and 5b, respectively. The contact electrodes 9a and 9b are also connected to the contact layers 8a and 8b, respectively. The contact electrodes 9a and 9b are also connected to the contact layers 8a and 8b, respectively.

[illegible]

**SIDEWALL THINNING (DRY ETCHING, THINNED BY 50 nm)**

## CoSi<sub>2</sub> FORMATION, METALLIZATION



FIG. 17




FIG. 18A

PROCESS STEPS BEFORE pMOS S/D ION IMPLANTATION ARE SAME  
AS THOSE IN THE FIRST EMBODIMENT SHOWN IN FIG. 6B






FIG. 18B




nMOS S/D ION IMPLANTATION (P, 8 keV,  $6 \times 10^{15}$ ,  $0^\circ$ )

FIG. 18C




pMOS S/D ION IMPLANTATION (B, 4 keV,  $3 \times 10^{15}$ ,  $0^\circ$ )

FIG. 18D




SIDEWALL THINNING (DRY ETCHING, THINNED BY 50 nm)

**AREA TO BE INTRODUCED WITH IMPURITY BY  
ADDITIONAL IMPLANTATION (PER ONE DIRECTION)**



IMPLANTED 4 TIMES AT 45°  
INCIDENCE TO GATE LENGTH



ANNEALING (RTA, 1,030°C, 1 sec)

## CoSi<sub>2</sub> FORMATION, METALLIZATION

FIG. 20





FIG. 21A

PROCESS STEPS BEFORE POLYSILICON ETCHING ARE SAME AS  
THOSE IN THE FIRST EMBODIMENT SHOWN IN FIG.5C




POLYSILICON ETCHING

FIG. 21B

IMPLANTED 4 TIMES AT 45°  
INCIDENCE TO GATE LENGTH


AREA TO BE INTRODUCED WITH IMPURITY  
BY ADDITIONAL IMPLANTATION (PER ONE DIRECTION)



nMOS GATE IMPLANTATION (P, 4 keV,  $5 \times 10^{14} \times 4$ , 45°)


FIG. 21C

AREA TO BE INTRODUCED WITH IMPURITY  
BY ADDITIONAL IMPLANTATION  
(PER ONE DIRECTION)




pMOS GATE IMPLANTATION (B, 2 keV,  $2.5 \times 10^{14} \times 4$ , 45°)

FIG. 21D




nMOS EXTENSION AND POCKET ION IMPLANTATION

FIG. 22A




pMOS EXTENSION AND POCKET ION IMPLANTATION

FIG. 22B




ANNEALING (RTA, 1,000°C, 1 sec)

FIG. 22C



SIDEWALL FORMATION

FIG. 22D



nMOS S/D ION IMPLANTATION (P, 8 keV,  $6 \times 10^{15}$ , 0°)





FIG. 24






## FIG. 25A

PROCESS STEPS BEFORE PLYSILICON ETCHING ARE SAME AS  
THOSE IN THE FIRST EMBODIMENT SHOWN IN FIG.5C


IMPLANTED 4 TIMES AT 45°  
INCIDENCE TO GATE LENGTH

AREA TO BE INTRODUCED WITH IMPURITY BY  
ADDITIONAL IMPLANTATION (PER ONE DIRECTION)



nMOS GATE IMPLANTATION (P, 4 keV,  $5 \times 10^{14} \times 4$ , 45°)


## FIG. 25B



nMOS EXTENSION IMPLANTATION (0°) AND POCKET IMPLANTATION (15°)


## FIG. 25C

AREA TO BE INTRODUCED WITH IMPURITY  
BY ADDITIONAL IMPLANTATION  
(PER ONE DIRECTION)




pMOS GATE IMPLANTATION (B, 24 keV,  $2.5 \times 10^{14} \times 4$ , 45°)

## FIG. 25D




pMOS EXTENSION IMPLANTATION (0°) AND POCKET IMPLANTATION (15°)

FIG. 26A




ANNEALING (RTA, 1,000°C, 1 sec)

FIG. 26B




SIDEWALL FORMATION

FIG. 26C




nMOS S/D ION IMPLANTATION (P, 8keV,  $6.0 \times 10^{15}$ , 0°)

FIG. 26D




pMOS S/D ION IMPLANTATION (B, 4keV,  $3 \times 10^{15}$ , 0°)

FIG. 27A




ANNEALING (RTA, 1,030°C, 1 sec)

FIG. 27B



CoSi<sub>2</sub> FORMATION

FIG. 27C




METALLIZATION

FIG. 28A

TRIMMED RESIST PREVENTS POCKET FROM BEING HIDDEN  
THEREWITH, AND MODERATES RESTRICTION ON ANGLE OF  
INCIDENCE OF POCKET IMPLANTATION.


IMPLANTED 4 TIMES  
AT 45° INCIDENCE TO  
GATE LENGTH

AREA TO BE INTRODUCED WITH  
IMPURITY BY ADDITIONAL IMPLANTATION  
(PER ONE DIRECTION)




nMOS GATE IMPLANTATION (P, 4 keV,  $5 \times 10^{14} \times 4$ , 45°)

FIG. 28B



RESIST TRIMMING (20 nm)


FIG. 28C



nMOS EXTENSION IMPLANTATION (0°)  
AND POCKET IMPLANTATION (30°)

pMOS EXTENSION IMPLANTATION (0°)  
AND POCKET IMPLANTATION (30°)

FIG. 30A




POLYSILICON ETCHING

FIG. 30B

IMPLANTED 4 TIMES  
AT 45° INCIDENCE TO  
GATE LENGTH


AREA TO BE INTRODUCED WITH  
IMPURITY BY ADDITIONAL IMPLANTATION  
(PER ONE DIRECTION)



nMOS GATE IMPLANTATION (P, 4 keV,  $5 \times 10^{14} \times 4$ , 45°)


FIG. 30C

AREA TO BE INTRODUCED WITH  
IMPURITY BY ADDITIONAL IMPLANTATION  
(PER ONE DIRECTION)



pMOS GATE IMPLANTATION (B, 2 keV,  $2.5 \times 10^{14} \times 4$ , 45°)

FIG. 30D




ANNEALING (RTA, 1,050°C, 1 sec)

## SIDEWALL FORMATION


## FIG. 32A

THE EIGHTH EMBODIMENT CAN LOWER THE ANNEALING TEMPERATURE AT THE STEP OF FIG. 32C THAN IN THE SIXTH EMBODIMENT SINCE THE SUBSTRATE IS ONCE ANNEALED IN THE STEP OF FIG. 30D, WHICH CAN SUPPRESS POCKET DIFFUSION AND SHORT-CHANNEL EFFECT.




nMOS S/D ION IMPLANTATION (P, 8 keV,  $6 \times 10^{15}$ ,  $0^\circ$ )

## FIG. 32B




pMOS S/D ION IMPLANTATION (B, 4 keV,  $3 \times 10^{15}$ ,  $0^\circ$ )

## FIG. 32C



ANNEALING (RTA,  $1,020^\circ\text{C}$ , 1 sec)

## FIG. 32D



CoSi<sub>2</sub> FORMATION, METALLIZATION



FIG. 33A

THE SIXTH EMBODIMENT APPLIED TO SINGLE-DRAIN STRUCTURE.  
AN ADVANTAGE RESIDES IN A LESS NUMBER OF PROCESS STEPS.




FIG. 33B

IMPLANTED 4 TIMES  
AT 45° INCIDENCE TO  
GATE LENGTH

AREA TO BE INTRODUCED WITH IMPURITY BY  
ADDITIONAL IMPLANTATION (PER ONE DIRECTION)




FIG. 33C

AREA TO BE INTRODUCED WITH IMPURITY BY  
ADDITIONAL IMPLANTATION (PER ONE DIRECTION)





FIG. 33D




—



•

FIG. 35



Rp1:LENGTH OF SIDEWALL SUFFICIENT FOR SHIELDING IMPURITY IMPLANTED ALONG  
A DIRECTION INCLINED  
Rp2:LENGTH OF RESIST MASK SUFFICIENT FOR SHIELDING IMPURITY IMPLANTED ALONG  
A DIRECTION INCLINED  
 $\Delta L$ :ALIGNMENT ERROR BETWEEN GATE ELECTRODE AND RESIST PATTERN  
 $L1 = \min(L1', L1'')$

RESIST-GATE DISTANCE= $L1 - \Delta L$

FIG. 36




FIG. 37





FIG. 38



$Rp2$ : LENGTH OF RESIST MASK SUFFICIENT FOR SHIELDING IMPURITY IMPLANTED ALONG A DIRECTION INCLINED


$Rp3$ : LENGTH OF GATE ELECTRODE SUFFICIENT FOR SHIELDING IMPURITY IMPLANTED ALONG A DIRECTION INCLINED

$\Delta L$ : ALIGNMENT ERROR BETWEEN GATE ELECTRODE AND RESIST PATTERN

$L1 = \min(L1'', L1''')$

$$\text{RESIST-GATE DISTANCE} = L1 - \Delta L$$

FIG. 39



Rp3: LENGTH OF GATE ELECTRODE SUFFICIENT FOR SHIELDING IMPURITY IMPLANTED ALONG  
A DIRECTION INCLINED  
L3: MINIMUM WIDTH OF RESIST PATTERN




FIG. 40






FIG. 41

